# Lab 1-

# Warm-up : the target machine : **RISCV**

# Objective

- Be familiar with the RISCV instruction set.
- Install the RISCV toolchain and simulator.
- Understand how it executes on the RISCV processor with the help of a simulator.
- Write simple programs, assemble, execute.

# 1.1 The RISCV processor, instruction set, simulator

#### EXERCISE #1 ► Lab preparation

Clone the Git repository for this year's labs:

#### git clone https://github.com/Drup/cap-lab24.git

If you haven't done so already, follow the instructions to compile riscv-xxx-gcc and spike on your machine (see INSTALL.md file).

#### EXERCISE #2 ► RISCV C-compiler and simulator, first test

In the directory TP01/riscv/:

- Compile the provided file ex1.c with: riscv64-unknown-elf-gcc ex1.c -o ex1.riscv It produces a RISCV binary named ex1.riscv.
- Execute the binary with the RISCV simulator: spike pk ex1.riscv This should print: bbl loader
  - 42

If you get a runtime exception, try running spike -m100 pk ex1.riscv instead: this limits the RAM usage of spike to 100 MB (the default is 2 GB).

• The corresponding RISCV code can be obtained in a more readable format by: riscv64-unknown-elf-gcc ex1.c -S -o ex1.s -fverbose-asm (have a look at the generated .s file!)

The objective of this sequence of labs is to design **our own (subset of) C compiler for** RISCV.

#### EXERCISE #3 ► Documents

Some documentation can be found in the RISCV ISA on the course webpage and in Appendix A.

https://compil-lyon.gitlabpages.inria.fr/

In the architecture course, you already saw a version of the target machine RISCV. The instruction set is depicted in Appendix A.

#### 1.1.1 Hand exercises

#### EXERCISE #4 ► **TD**

On paper, write (in RISCV assembly language) a program which initializes the  $t_0$  register to 1 and increments it until it becomes equal to 8.

#### <u>EXERCISE #5</u> $\succ$ TD : sum

Write a program in RISCV assembly that computes the sum of the 10 first positive integers (excluded 10).

#### 1.1.2 Assembling, disassembling

#### <u>EXERCISE #6</u> $\blacktriangleright$ Hand assembling, simulation of the hex code Assemble by hand (on paper) the instructions:

```
1 .globl main
2 main:
3 addi a0, a0, 1
4 bne a0, a0, main
5 end:
6 ret
```

You will need the set of instructions of the RISCV machine and their associated opcode. All the info is in the ISA documentation.

To check your solution (after you did the job manually), you can redo the assembly using the toolchain:

```
riscv64-unknown-elf-as -march=rv64g asshand.s -o asshand.o
```

asshand.o is an ELF file which contains both the compiled code and some metadata (you can try hexdump asshand.o to view its content, but it's rather large and unreadable). The tool objdump allows extracting the code section from the executable, and show the binary code next to its disassembled version:

```
riscv64-unknown-elf-objdump -d asshand.o
```

Check that the output is consistent with what you found manually.

#### EXERCISE #7 ► Hand disassembling

Guess a RISCV program that assembles itself into :

Listing 1.1: disass.lst

disass.o: format de fichier elf64-littleriscv

Déassemblage de la section .text:

000000000000000 <main>:

- 0: 00128313 xx
- 4: ffdff06f yy
- 8: 00008067 zz

#### 1.2 RISCV Simulator

#### **EXERCISE #8** ► **Execution and debugging**

See https://www.lowrisc.org/docs/tagged-memory-v0.1/spike/ for details on the Spike simulator.

test\_print.s is a small but complete example using Risc-V assembly. It uses the println\_string, print\_int, print\_char and newline functions provided to you in libprint.s. Each function can be called with call print\_... and prints the content of register a0 (call newline takes no input and prints a newline character).

- 1. First test assembling and simulation on the file test\_print.s:
  - riscv64-unknown-elf-as -march=rv64g test\_print.s -o test\_print.o
- 2. Optionally, run riscv64-unknown-elf-objdump -D as in previous exercise. The -D option shows all sections, including .rodata.
- 3. The libprint.s library must be assembled too:
- riscv64-unknown-elf-as -march=rv64g libprint.s -o libprint.o
- 4. We now link these files together to get an executable:

```
riscv64-unknown-elf-gcc test_print.o libprint.o -o test_print
  The generated test_print file should be executable, but since it uses the Risc-V ISA, we can't execute it
  natively (try ./test_print, you'll get an error like Exec format error).
5. Run the simulator:
  spike pk ./test_print
  The output should look like:
  bbl loader
  HI MIF08!
  42
  а
  The first line comes from the simulator itself, the next two come from the println_string, print_int
  and print_char calls in the assembly code.
6. We can also view the instructions while they are executed:
  spike -1 pk ./test_print
  Unfortunately, this shows all the instructions in pk (Proxy Kernel, a kind of mini operating system), and
  is mostly unusable. Alternatively, we can run a step-by-step simulation starting from a given symbol. To
  run the instructions in main, we first get the address of main in the executable:
  $ riscv64-unknown-elf-nm test_print | grep main
  00000000001014c T main
  This means: main is a symbol defined in the .text section (T in the middle column), it is global (capital
  T), and its address is 1014c (you may not have the same address). Now, run spike in debug mode (-d) and
  execute code up to this address (until pc 0 1014c, i.e. "Until the program counter of core 0 reaches
  1014c"). Press Return to move to the next instruction and q to quit:
  $ spike -d pk ./test_print
   : until pc 0 1014c
  bbl loader
          0: 0x00000000001014c (0xff010113) addi
  core
                                                             sp, sp, -16
   :
          0: 0x000000000010150 (0x00113423) sd
  core
                                                             ra, 8(sp)
   :
          0: 0x000000000010154 (0x0000e517) auipc
  core
                                                             a0, 0xe
  core
          0: 0x000000000010158 (0x41450513) addi
                                                             a0, a0, 1044
  : q
  $
```

**Remark:** For your labs, you may want to assemble and link with a single command (which can also do the compilation if you provide . c files on the command-line):

riscv64-unknown-elf-gcc -march=rv64g libprint.s test\_print.s -o main

In real-life, people run compilation+assembly and link as two different commands, but use a build system like a Makefile to re-run only the right commands.

#### EXERCISE #9 ► Algo in RISCV assembly

Write (in minmax.s) a program in RISCV assembly that computes the min of two integers, and stores the result in a precise location of the memory that has the label min. Try with different values. We use 64 bits of memory to store ints, i.e. use .dword directive and ld and sd pseudo-instructions (resp. load and store 64-bit ints at a specified register).

#### EXERCISE #10 ► (Advanced) Algo in RISCV assembly

Write and execute the following programs in assembly:

- Count the number of non-nul bits of a given integer, print the result (in bitcount.s).
- Draw squares and triangles of stars (character '\*') of size *n*, *n* being stored somewhere in memory (resp. in carres.s, triangles.s).

Examples: n=3 square: \*\*\* \*\*\* n=3 triangle: \* \* \*

The function print\_char expects the ASCII encoding of the character you want to print.

# 1.3 Finished?

If you're done with the lab, do the python tutorial at the following address:

https://docs.python.org/fr/3.10/tutorial/

# -Appendix A-

# RISCV Assembly Documentation (ISA), rv64g

#### About

- RISCV is an open instruction set initially developed by Berkeley University, used among others by Western Digital, Alibaba and Nvidia.
- We are using the rv64g instruction set: **R**isc-**V**, 64 bits, **G**eneral purpose (base instruction set, and extensions for floating point, atomic and multiplications), without compressed instructions. In practice, we will use only 32 bits instructions (and very few of floating point instructions).
- Document: Laure Gonnord and Matthieu Moy, for CAP and MIF08.

This is a simplified version of the machine, which is (hopefully) conform to the chosen simulator.

### A.1 Installing the simulator and getting started

To get the RISCV assembler and simulator, follow instructions of the first lab (git pull on the course lab repository).

### A.2 The RISCV architecture

Here is an example of RISCV assembly code snippet (a proper main function would be needed to execute it, cf. course and lab):

```
addi a0, zero, 17 # initialisation of a register to 17
loop:
addi a0, a0, -1 # subtraction of an immediate
j loop # equivalent to jump xx
```

The rest of the documentation is adapted from https://github.com/riscv/riscv-asm-manual/blob/ master/riscv-asm.md and https://github.com/jameslzhu/riscv-card/blob/master/riscv-card. pdf

#### A.3 (Incomplete) RISC-V Assembly Programmer's Manual

#### A.3.1 Copyright and License Information - Documents

The RISC-V Assembly Programmer's Manual is

© 2017 Palmer Dabbelt palmer@dabbelt.com © 2017 Michael Clark michaeljclark@mac.com © 2017 Alex Bradbury asb@lowrisc.org

It is licensed under the Creative Commons Attribution 4.0 International License (CC-BY 4.0). The full license text is available at https://creativecommons.org/licenses/by/4.0/.

- Official Specifications webpage: https://riscv.org/specifications/
- Latest Specifications draft repository: https://github.com/riscv/riscv-isa-manual

This document has been modified by Laure Gonnord & Matthieu Moy, in 2019 for teaching purpose (MIF08 and CAP).

#### A.3.2 Registers

Registers are the most important part of any processor. RISC-V defines various types, depending on which extensions are included: The general registers (with the program counter), control registers, floating point registers (F extension), and vector registers (V extension). We won't use control nor F or V registers.

#### **General registers**

The RV32I base integer ISA includes 32 registers, named **x0** to **x31**. The program counter PC is separate from these registers, in contrast to other processors such as the ARM-32. The first register, **x0**, has a special function: Reading it always returns 0 and writes to it are ignored.

In practice, the programmer doesn't use this notation for the registers. Though x1 to x31 are all equally general-use registers as far as the processor is concerned, by convention certain registers are used for special tasks. In assembler, they are given standardized names as part of the RISC-V **application binary interface** (ABI). This is what you will usually see in code listings. If you really want to see the numeric register names, the –M argument to objdump will provide them.

Register	ABI	Use by convention	Preserved?	
x0	zero	hardwired to 0, ignores writes	n/a	
x1	ra	return address for jumps	no	
x2	sp	stack pointer	yes	
x3	gp	global pointer	n/a	
x4	tp	thread pointer	n/a	
x5-x7	t0-t2	temporary register 0 through 2	no	
x8	s0 <i>or</i> fp	saved register 0 <i>or</i> frame pointer	yes	
x9	s1	saved register 1	yes	
x10	a0	return value <i>or</i> function argument 0	no	
x11	al	return value <i>or</i> function argument 1	no	
x12-x17	a2-a7	function argument 2 through 7	no	
x18-x27	s2-s11	saved register 2 through 11	yes	
x28-x31	t3-t6	temporary register 3 through 6	no	
pc	(none)	program counter	n/a	

*Registers of the RV32I. Based on RISC-V documentation and Patterson and Waterman "The RISC-V Reader"* (2017)

As a general rule, the **saved registers** s0 to s11 are preserved across function calls, while the **argument registers** a0 to a7 and the **temporary registers** t0 to t6 are not. The use of the various specialized registers such as sp by convention will be discussed later in more detail.

#### A.3.3 Instructions

#### Arithmetic

add, addi (add immediate), sub, classically.

addi a0, zero, 42

initialises a 0 to 0 + 42 = 42.

#### Labels

Text labels are used as branch, unconditional jump targets and symbol offsets. Text labels are added to the symbol table of the compiled module.

loop:

#### j loop

Jumps and branches target is encoded with a relative offset in bytes. It is relative to the beginning of the current instruction. For example, the self-loop above corresponds to an offset of 0 bytes.

#### Branching

Test and jump, within the same instruction:

beq a0, a1, end

tests whether the values stored in a0 and a1 are equal, and jumps to 'end' if so.

#### Load Immediate

The following example shows the li pseudo instruction which is used to load immediate values:

li a0, 0x76543210

which generates the following assembler output as seen by objdump (generated code will be different depending on the constant):

0:	76543537	lui	a0,0x76543
4:	2105051b	addiw	a0,a0,528

#### Load Address

The following example shows the la pseudo instruction which is used to load symbol addresses:

```
.section .text
.globl _start
_start:
```

la a0, msg

```
.section .rodata
msg:
    .string "Hello World\n"
```

loads in a0 the address of label 'msg'.

#### Load from memory

The instruction lb (resp. lh, lw, ld) loads an 8-bit (resp. 16, 32, 64-bit) value into memory. To load in t1 the second dword at label 'dat', one would write:

#### Absolute addressing

The following example shows how to load an absolute address:

```
.section .text
.globl _start
_start:
        lui a0, %hi(msg) # load msg(hi)
        addi a0, a0, %lo(msg) # load msg(lo)
        jal ra, puts
2: j 2b
.section .rodata
msg:
        .string "Hello World\n"
```

lui a0, %hi(msg) first loads in a0 the 20 upper bits of the address at label 'msg', then we add the 12 lower bits with addi a0, a0, %lo(msg).

The following assembler output and relocations are generated:

```
000000000000000 <_start>:
```

```
0: 000005b7 lui a1,0x0
0: R_RISCV_HI20 msg
4: 00858593 addi a1,a1,8 # 8 <.L21>
4: R_RISCV_L012_I msg
```

#### **Relative addressing**

The following example shows how to load a PC-relative address:

```
.section .text
.globl _start
_start:
1: auipc a0, %pcrel_hi(msg) # load msg(hi)
            addi a0, a0, %pcrel_lo(1b) # load msg(lo)
            jal ra, puts
2: j 2b
.section .rodata
msg:
            .string "Hello World\n"
```

auipc (add upper immediate to pc) adds its second operand (an immediate value, here the 20 upper bits of the address 'msg') to the current value of the pc, and loads the result in its first operand.

The following assembler output and relocations are generated:

```
000000000000000 <_start>:

0: 00000597 auipc a1,0x0

0: R_RISCV_PCREL_HI20 msg

4: 00858593 addi a1,a1,8 # 8 <.L21>

4: R_RISCV_PCREL_L012_I .L11
```

#### A.3.4 Assembler directives for CAP and MIF08

Both the RISC-V-specific and GNU .-prefixed options. The following table lists assembler directives:

Directive	Arguments	Description
.align	integer	align to power of 2 (alias for .p2align)

Directive	Arguments	Description
.file	"filename"	emit filename FILE LOCAL symbol
		table
.globl	symbol_name	emit symbol_name to symbol table
		(scope GLOBAL)
.local	symbol_name	emit symbol_name to symbol table
		(scope LOCAL)
.section	[{.text,.data,.rodata,.bss}]	emit section (if not present, default
		.text) and make current
.size	symbol, symbol	accepted for source compatibility
.text		emit .text section (if not present) and
		make current
.data		emit .data section (if not present) and
		make current
.rodata		emit .rodata section (if not present)
		and make current
.string	"string"	emit string
.equ	name, value	constant definition
.word	expression [, expression]*	32-bit comma separated words
.balign	b,[pad_val=0]	byte align
.zero	integer	zero bytes

#### A.3.5 Assembler Relocation Functions

The following table lists assembler relocation expansions:

Assembler Notation	Description	Instruction / Macro
%hi(symbol)	Absolute (HI20)	lui
%lo(symbol)	Absolute (LO12)	load, store, add
%pcrel_hi(symbol)	PC-relative (HI20)	auipc
%pcrel_lo(label)	PC-relative (LO12)	load, store, add

#### A.3.6 Instruction encoding

**Credit** This is a subset of the RISC-V greencard, by James Izhu, licence CC by SA, https://github.com/jameslzhu/riscv-card

#### **Core Instruction Formats**

31	27	26	25	24	20	19		15	14	12	11	7	6	5	0	
	func	ct7		rs	52		rs1		fun	ct3		rd		opcode		R-type
	i	mm[	11:0	]			rs1		fun	ct3		rd		opcode		I-type
i	mm[]	11:5]		rs	52		rs1		fun	ct3	im	m[4:0]		opcode		S-type
in	nm[12	2 10:5	5]	rs	52		rs1		fun	ct3	imn	n[4:1 11]		opcode		B-type
imm[31:12]								rd		opcode		U-type				
imm[20 10:1 11 19:12]									rd		opcode		J-type			

" $\operatorname{imm}[x:y]$ " means "bits x to y from binary representation of imm". " $\operatorname{imm}[y|x]$ " means "bits y, then x of imm". Negative immediate values are stored using two's complement (e.g. -1 is 1111...1).

Inst	Name	Format	Opcode	funct3	funct7	Description (C)	Note
add	ADD	R	0110011	0x0	0x00	rd = rs1 + rs2	
sub	SUB	R	0110011	0x0	0x20	rd = rs1 - rs2	
xor	XOR	R	0110011	0x4	0x00	rd = rs1 ^ rs2	
or	OR	R	0110011	0x6	0x00	rd = rs1   rs2	
and	AND	R	0110011	0x7	0x00	rd = rs1 & rs2	
slt	Set Less Than	R	0110011	0x2	0x00	rd = (rs1 < rs2)?1:0	
sltu	Set Less Than (U)	R	0110011	0x3	0x00	rd = (rs1 < rs2)?1:0	zero-extends
addi	ADD Immediate	Ι	0010011	0x0		rd = rs1 + imm	
xori	XOR Immediate	Ι	0010011	0x4		rd = rs1 imm	
ori	OR Immediate	Ι	0010011	0x6		rd = rs1   imm	
andi	AND Immediate	Ι	0010011	0x7		rd = rs1 & imm	
lb	Load Byte	Ι	0000011	0x0		rd = M[rs1+imm][0:7]	
lw	Load Word	Ι	0000011	0x2		rd = M[rs1+imm][0:31]	
lbu	Load Byte (U)	Ι	0000011	0x4		rd = M[rs1+imm][0:7]	zero-extends
sb	Store Byte	S	0100011	0x0		M[rs1+imm][0:7] = rs2[0:7]	
SW	Store Word	S	0100011	0x2		M[rs1+imm][0:31] = rs2[0:31]	
beq	Branch ==	В	1100011	0x0		if(rs1 == rs2) PC += imm	
bne	Branch !=	В	1100011	0x1		if(rs1 != rs2) PC += imm	
blt	Branch <	В	1100011	0x4		if(rs1 < rs2) PC += imm	
bge	Branch ≥	В	1100011	0x5		if(rs1 >= rs2) PC += imm	
bltu	Branch < (U)	В	1100011	0x6		if(rs1 < rs2) PC += imm	zero-extends
bgeu	Branch $\geq$ (U)	В	1100011	0x7		if(rs1 >= rs2) PC += imm	zero-extends
jal	Jump And Link	J	1101111			rd = PC+4; PC += imm	
jalr	Jump And Link Reg	Ι	1100111	0x0		rd = PC+4; PC = rs1 + imm	
lui	Load Upper Imm	U	0110111			rd = imm << 12	
auipc	Add Upper Imm to PC	U	0010111			rd = PC + (imm << 12)	

# RV32I Base Integer Instructions - CAP subset

# **Pseudo Instructions**

Pseudoinstruction	Base Instruction(s)	Meaning		
la rd symbol	<pre>auipc rd, symbol[31:12]</pre>	Load address		
	addi rd, rd, symbol[11:0]	Loud dudiess		
{]b ]h ]w ]d} rd, symbo]	<pre>auipc rd, symbol[31:12]</pre>	Load global		
	{lb lh lw ld} rd, symbol[11:0](rd)	Loud Broom		
{sb sh sw sd} rd, symbol, rt	auipc rt, symbol[31:12]	Store global		
	$s{b h w d} rd, symbol[11:0](rt)$	0		
{flw fld} rd, symbol, rt	aulpc rt, symbol[31:12]	Floating-point load global		
	<pre>fit{W a} ra, symbol[11:0](rt) august combol[21:12]</pre>			
{fsw fsd} rd, symbol, rt	autpc rt, Symbol[31:12]	Floating-point store global		
	is{w u} ru, symbol[11:0](rt)	No operation		
nop li rd immediate	auui x0, x0, 0 Muriad saguancas	I oad immediate		
my rd re	addi rd rs	Copy register		
mv iu, is	adul Iu, IS, V	One's complement		
not iu, is	sub rd $x_0$ rs	Two's complement		
neg iu, is	subwird $x0$ rs	Two's complement word		
sevt w rd rs	addiwrd rs 0	Sign extend word		
seaz rd rs	sltin rd rs 1	Set if – zero		
sequination of the sequence of	situ iu, is, i $s_{1}$	Set if $\neq$ zero		
sltz rd rs	situ iu, $x_0$ , is sit rd rs $x_0$	Set if $<$ zero		
satz rd rs	sit rd $x0$ rs	Set if $>$ zero		
fmy s rd rs	fsonis rd rs rs	Conv single-precision register		
fabs s rd rs	fsanix s rd rs rs	Single-precision absolute value		
fneq.s rd, rs	fsonin.s rd. rs. rs	Single-precision negate		
fmv.d rd. rs	fsani.d rd. rs. rs	Copy double-precision register		
fabs.d rd. rs	fsanix.d rd. rs. rs	Double-precision absolute value		
fneg.d rd, rs	fsanin.d rd. rs. rs	Double-precision negate		
begz rs. offset	beg rs. x0. offset	Branch if = zero		
bnez rs. offset	bne rs. x0. offset	Branch if $\neq$ zero		
blez rs, offset	bge x0, rs, offset	Branch if $\leq$ zero		
bgez rs, offset	bge rs, x0, offset	Branch if $\geq$ zero		
bltz rs, offset	blt rs, x0, offset	Branch if < zero		
bgtz rs, offset	blt x0, rs, offset	Branch if > zero		
bgt rs, rt, offset	blt rt, rs, offset	Branch if >		
ble rs, rt, offset	bge rt, rs, offset	Branch if ≤		
bgtu rs, rt, offset	bltu rt, rs, offset	Branch if >, unsigned		
bleu rs, rt, offset	bgeu rt, rs, offset	Branch if ≤, unsigned		
j offset	jal x0, offset	Jump		
jal offset	jal x1, offset	Jump and link		
jr rs	jalr x0, rs, 0	Jump register		
jalr rs	jalr x1, rs, 0	Jump and link register		
ret	jalr x0, x1, 0	Return from subroutine		
call offsat	<pre>auipc x1, offset[31:12]</pre>	Call far away subrouting		
Call Ullset	jalr x1, x1, offset[11:0]	Can lai-away subioutile		
tail offect	<pre>auipc x6, offset[31:12]</pre>	Tail call far away subrouting		
	jalr x0, x6, offset[11:0]			
fence	fence iorw, iorw	Fence on all memory and I/O		

# **RV32M Multiply Extension (basic instructions)**

Inst	Name	FMT	Opcode	funct3	funct7	Description (C)
mul	MUL	R	0110011	0x0	0x01	rd = (rs1 * rs2)[31:0]
div	DIV	R	0110011	0x4	0x01	rd = rs1 / rs2
rem	Remainder	R	0110011	0x6	0x01	rd = rs1 % rs2