RISCV ISA - Documentation

MIF08, CAP, ENSL, Université Lyon 1

2021-2022

About

- RISCV is an open instruction set initially developed by Berkeley University, used among others by Western Digital, Alibaba and Nvidia.
- We are using the rv64g instruction set: Risc-V, 64 bits, General purpose (base instruction set, and extensions for floating point, atomic and multiplications), without compressed instructions. In practice, we will use only 32 bits instructions (and very few of floating point instructions).
- Document: Laure Gonnord and Matthieu Moy, for CAP and MIF08.

This is a simplified version of the machine, which is (hopefully) conform to the chosen simulator.

1 Installing the simulator and getting started

To get the RISCV assembler and simulator, follow instructions of the first lab (git pull on the course lab repository).

2 The RISCV architecture

Here is an example of RISCV assembly code snippet (a proper main function would be needed to execute it, cf. course and lab):

```
addi a0, zero, 17 # initialisation of a register to 17
loop:
addi a0, a0, -1 # subtraction of an immediate
j loop # equivalent to jump xx
```

The rest of the documentation is adapted from https://github.com/riscv/riscv-asm-manual/blob/master/riscv-asm.md and https://github.com/jameslzhu/riscv-card/blob/master/riscv-card.pdf

3 RISC-V Assembly Programmer's Manual - adapted for CAP and MIF08

3.1 Copyright and License Information - Documents

The RISC-V Assembly Programmer's Manual is

 \bigodot 2017 Palmer Dabbelt palmer@dabbelt.com \bigodot 2017 Michael Clark michaeljclark@mac.com \bigodot 2017 Alex Bradbury asb@lowrisc.org

It is licensed under the Creative Commons Attribution 4.0 International License (CC-BY 4.0). The full license text is available at https://creativecommons.org/licenses/by/4.0/.

- Official Specifications webpage: https://riscv.org/specifications/
- Latest Specifications draft repository: https://github.com/riscv/riscv-isa-manual

This document has been modified by Laure Gonnord & Matthieu Moy, in 2019.

3.2 Registers

Registers are the most important part of any processor. RISC-V defines various types, depending on which extensions are included: The general registers (with the program counter), control registers, floating point registers (F extension), and vector registers (V extension). We won't use control nor F or V registers.

3.2.1 General registers

The RV32I base integer ISA includes 32 registers, named x0 to x31. The program counter PC is separate from these registers, in contrast to other processors such as the ARM-32. The first register, x0, has a special function: Reading it always returns 0 and writes to it are ignored.

In practice, the programmer doesn't use this notation for the registers. Though x1 to x31 are all equally general-use registers as far as the processor is concerned, by convention certain registers are used for special tasks. In assembler, they are given standardized names as part of the RISC-V **application binary interface** (ABI). This is what you will usually see in code listings. If you really want to see the numeric register names, the -M argument to objdump will provide them.

Register	ABI	Use by convention	Preserved?
x0	zero	hardwired to 0, ignores writes	n/a
x1	ra	return address for jumps	no
x2	$^{\mathrm{sp}}$	stack pointer	yes
x3	gp	global pointer	n/a
x4	$^{\mathrm{tp}}$	thread pointer	n/a
x5	t0	temporary register 0	no
x6	t1	temporary register 1	no
x7	t2	temporary register 2	no
x8	s 0 $or~{\rm fp}$	saved register $0 \ or$ frame pointer	yes
x9	s1	saved register 1	yes
x10	a0	return value or function argument 0	no
x11	a1	return value or function argument 1	no
x12	a2	function argument 2	no
x13	a3	function argument 3	no
x14	a4	function argument 4	no
x15	a5	function argument 5	no
x16	a6	function argument 6	no
x17	a7	function argument 7	no
x18	s2	saved register 2	yes
x19	s3	saved register 3	yes
x20	s4	saved register 4	yes
x21	s5	saved register 5	yes
x22	s6	saved register 6	yes
x23	$\mathbf{s7}$	saved register 6	yes
x24	$\mathbf{s8}$	saved register 8	yes
x25	$\mathbf{s}9$	saved register 9	yes
x26	s10	saved register 10	yes
x27	s11	saved register 11	yes
x28	t3	temporary register 3	no
x29	t4	temporary register 4	no
x30	t5	temporary register 5	no
x31	t6	temporary register 6	no
\mathbf{pc}	(none)	program counter	n/a

Registers of the RV32I. Based on RISC-V documentation and Patterson and Waterman "The RISC-V Reader" (2017)

As a general rule, the **saved registers s0** to **s11** are preserved across function calls, while the **argument registers a0** to **a7** and the **temporary registers t0** to **t6** are not. The use of the various specialized registers such as **sp** by convention will be discussed later in more detail.

3.3 Instructions

3.3.1 Arithmetic

add, addi, sub, classically.

addi a0, zero, 42

initialises a0 to 42.

3.3.2 Labels

Text labels are used as branch, unconditional jump targets and symbol offsets. Text labels are added to the symbol table of the compiled module.

loop:

j loop

Jumps and branches target is encoded with a relative offset. It is relative to the beginning of the current instruction. For example, the self-loop above corresponds to an offset of 0.

3.3.3 Branching

Test and jump, within the same instruction:

beq a0, a1, end

tests whether a0=a1, and jumps to 'end' if its the case.

3.3.4 Absolute addressing

The following example shows how to load an absolute address:

```
.section .text
.globl _start
_start:
        lui a0, %hi(msg) # load msg(hi)
        addi a0, a0, %lo(msg) # load msg(lo)
        jal ra, puts
2: j 2b
.section .rodata
msg:
        .string "Hello World\n"
```

which generates the following assembler output and relocations as seen by objdump:

```
00000000000000 <_start>:

0: 000005b7 lui a1,0x0

0: R_RISCV_HI20 msg

4: 00858593 addi a1,a1,8 # 8 <.L21>

4: R_RISCV_L012_I msg
```

3.3.5 Relative addressing

The following example shows how to load a PC-relative address:

which generates the following assembler output and relocations as seen by objdump:

```
00000000000000 <_start>:

0: 00000597 auipc a1,0x0

0: R_RISCV_PCREL_HI20 msg

4: 00858593 addi a1,a1,8 # 8 <.L21>

4: R_RISCV_PCREL_L012_I .L11
```

3.3.6 Load Immediate

The following example shows the li pseudo instruction which is used to load immediate values:

li a0, 0x76543210

which generates the following assembler output as seen by objdump (generated code will be different depending on the constant):

0:	76543537	lui	a0,0x76543
4:	2105051b	addiw	a0,a0,528

3.3.7 Load Address

The following example shows the la pseudo instruction which is used to load symbol addresses:

.string "Hello World\n"

3.4 Assembler directives for CAP and MIF08

Both the RISC-V-specific and GNU .-prefixed options. The following table lists assembler directives:

Directive	Arguments	Description
.align	integer	align to power of 2 (alias for .p2align)

Directive	Arguments	Description
.file	"filename"	emit filename FILE LOCAL symbol table
.globl	symbol_name	emit symbol_name to symbol table (scope GLOBAL)
.local	symbol_name	emit symbol_name to symbol table (scope LOCAL)
.section	$[\{.text,.data,.rodata,.bss\}]$	emit section (if not present, default .text) and make current
.size	symbol, symbol	accepted for source compatibility
.text		emit .text section (if not present) and make current
.data		emit .data section (if not present) and make current
.rodata		emit .rodata section (if not present) and make current
.string	"string"	emit string
.equ	name, value	constant definition
.word	expression $[, expression]^*$	32-bit comma separated words
.balign	$b, [pad_val=0]$	byte align
.zero	integer	zero bytes

3.5 Assembler Relocation Functions

The following table lists assembler relocation expansions:

Assembler Notation	Description	Instruction / Macro
%hi(symbol)	Absolute (HI20)	lui
%lo(symbol)	Absolute (LO12)	load, store, add
%pcrel_hi(symbol)	PC-relative (HI20)	auipc
%pcrel_lo(label)	PC-relative (LO12)	load, store, add

3.6 Instruction encoding

 ${\bf Credit}~$ This is a subset of the RISC-V greencard, by James Izhu, licence CC by SA, https://github.com/jameslzhu/riscv-card

Core Instruction Formats

31 2	7 26	25	24	20	19	15	14	12	11	7	6	0	
fu	nct7		\mathbf{rs}	s2	rs1		fun	ct3		rd	opo	code	R-type
	imm[11:0)]		rs1		fun	ct3		rd	opo	code	I-type
imr	n[11:5]		\mathbf{rs}	s2	rs1		fun	ct3	imr	n[4:0]	opo	code	S-type
imm	[12 10:5]	<u>[</u>]	\mathbf{rs}	s2	rs1		fun	ct3	imm	[4:1 11]	opo	code	B-type
imm[31:12]								rd	opo	code	U-type		
imm[20 10:1 11 19:12]								rd	opo	code	J-type		

"imm[x:y]" means "bits x to y from binary representation of imm". "imm[y|x]" means "bits y, then x of imm".

Inst	Name	FMT	Opcode	funct3	funct7	Description (C)	Note
add	ADD	R	0110011	0x0	0x00	rd = rs1 + rs2	
sub	SUB	R	0110011	0x0	0x20	rd = rs1 - rs2	
xor	XOR	R	0110011	0x4	0x00	rd = rs1 ^ rs2	
or	OR	R	0110011	0x6	0x00	rd = rs1 rs2	
and	AND	R	0110011	0x7	0x00	rd = rs1 & rs2	
slt	Set Less Than	R	0110011	0x2	0x00	rd = (rs1 < rs2)?1:0	
sltu	Set Less Than (U)	R	0110011	0x3	0x00	rd = (rs1 < rs2)?1:0	zero-extends
addi	ADD Immediate	Ι	0010011	0x0		rd = rs1 + imm	
xori	XOR Immediate	Ι	0010011	0x4		rd = rs1 imm	
ori	OR Immediate	Ι	0010011	0x6		rd = rs1 imm	
andi	AND Immediate	Ι	0010011	0x7		rd = rs1 & imm	
lb	Load Byte	Ι	0000011	0x0		rd = M[rs1+imm][0:7]	
lw	Load Word	Ι	0000011	0x2		rd = M[rs1+imm][0:31]	
lbu	Load Byte (U)	Ι	0000011	0x4		rd = M[rs1+imm][0:7]	zero-extends
sb	Store Byte	S	0100011	0x0		M[rs1+imm][0:7] = rs2[0:7]	
SW	Store Word	S	0100011	0x2		M[rs1+imm][0:31] = rs2[0:31]	
beq	Branch ==	В	1100011	0x0		if(rs1 == rs2) PC += imm	
bne	Branch !=	В	1100011	0x1		if(rs1 != rs2) PC += imm	
blt	Branch <	В	1100011	0x4		if(rs1 < rs2) PC += imm	
bge	Branch \geq	В	1100011	0x5		$if(rs1 \ge rs2) PC += imm$	
bltu	Branch $<$ (U)	В	1100011	0x6		if(rs1 < rs2) PC += imm	zero-extends
bgeu	Branch \geq (U)	В	1100011	0x7		$if(rs1 \ge rs2) PC += imm$	zero-extends
jal	Jump And Link	J	1101111			rd = PC+4; PC += imm	
jalr	Jump And Link Reg	Ι	1100111	0x0		rd = PC+4; PC = rs1 + imm	
lui	Load Upper Imm	U	0110111			rd = imm << 12	
auipc	Add Upper Imm to PC	U	0010111			rd = PC + (imm << 12)	

RV32I Base Integer Instructions - CAP subset

Pseudo Instructions

Pseudoinstruction	Base Instruction(s)	Meaning
la rd, symbol	auipc rd, symbol[31:12] addi rd, rd, symbol[11:0]	Load address
{lb lh lw ld} rd, symbol	auipc rd, symbol[31:12] $\{lb lh lw ld\}$ rd, symbol[11:0](rd)	Load global
${sb sh sw sd}$ rd, symbol, rt	auipc rt, symbol[31:12] s{b h w d} rd, symbol[11:0](rt)	Store global
${flw fld}$ rd, symbol, rt	auipc rt, symbol[31:12] fl{w d} rd, symbol[11:0](rt)	Floating-point load global
$\{fsw fsd\}$ rd, symbol, rt	auipc rt, symbol[31:12] fs{w d} rd, symbol[11:0](rt)	Floating-point store global
nop	addi x0, x0, 0	No operation
li rd, immediate	Myriad sequences	Load immediate
mv rd, rs	addi rd, rs, O	Copy register
not rd, rs	xori rd, rs, -1	One's complement
neg rd, rs	sub rd, x0, rs	Two's complement
negw rd, rs	subw rd, x0, rs	Two's complement word
sext.w rd, rs	addiw rd, rs, O	Sign extend word
seqz rd, rs	sltiu rd, rs, 1	Set if $=$ zero
snez rd, rs	sltu rd, x0, rs	Set if \neq zero
sltz rd, rs	slt rd, rs, x0	Set if $<$ zero
sgtz rd, rs	slt rd, x0, rs	Set if $>$ zero
fmv.s rd, rs	fsgnj.s rd, rs, rs	Copy single-precision register
fabs.s rd, rs	fsgnjx.s rd, rs, rs	Single-precision absolute value
fneg.s rd, rs	fsgnjn.s rd, rs, rs	Single-precision negate
fmv.d rd, rs	fsgnj.d rd, rs, rs	Copy double-precision register
fabs.d rd, rs	fsgnjx.d rd, rs, rs	Double-precision absolute value
fneg.d rd, rs	fsgnjn.d rd, rs, rs	Double-precision negate
beqz rs, offset	beq rs, x0, offset	Branch if $=$ zero
bnez rs, offset	bne rs, x0, offset	Branch if \neq zero
blez rs, offset	bge x0, rs, offset	Branch if \leq zero
bgez rs, offset	bge rs, x0, offset	Branch if \geq zero
bltz rs, offset	blt rs, x0, offset	Branch if $< \text{zero}$
bgtz rs, offset	blt x0, rs, offset	Branch if $>$ zero
bgt rs, rt, offset	blt rt, rs, offset	Branch if >
ble rs, rt, offset	bge rt, rs, offset	Branch if <
bgtu rs, rt, offset	bltu rt, rs, offset	Branch if $>$, unsigned
bleu rs, rt, offset	bgeu rt, rs, offset	Branch if \leq , unsigned
j offset	jal x0, offset	Jump
jal offset	jal x1, offset	Jump and link
jr rs	jalr x0, rs, 0	Jump register
jalr rs	jalr x1, rs, 0	Jump and link register
ret	jalr x0, x1, 0	Return from subroutine
	auipc x1, offset[31:12]	
call offset	jalr x1, x1, offset[11:0]	Call far-away subroutine
	auipc x6, offset[31:12]	
	~~_p~, orroor[or.re]	Toil call fan amor auhnauting
tail offset	jalr x0, x6, offset[11:0]	Tail call far-away subroutine

RV32M Multiply Extension (basic instructions)

Inst	Name	FMT	Opcode	funct3	funct7	Description (C)
mul	MUL	R	0110011	0x0	0x01	rd = (rs1 * rs2)[31:0]
div	DIV	R	0110011	0x4	0x01	rd = rs1 / rs2
rem	Remainder	R	0110011	0x6	0x01	rd = rs1 % rs2