Compilation (#7): Register Allocation on SSA

### <span id="page-0-0"></span>Laure Gonnord & Matthieu Moy & Gabriel Radanne & other

Master 1, ENS de Lyon et Dpt Info, Lyon1

2024-2025



## <span id="page-1-0"></span>Where are we?



## <span id="page-2-0"></span>1 [Properties in SSA: Liveness](#page-2-0)

2 [Register Allocation with graph coloring](#page-10-0)

3 [Register Allocation on SSA](#page-35-0)

[LAB : smart code Generation](#page-81-0)

### <span id="page-3-0"></span>Liveness: Recap

### Liveness is essential for many optimization, notably register allocation.

### Definition (Alive Variable)

*In a given program point, a variable is said to be alive if the value it contains may be used in the rest of the execution.*

### <span id="page-4-0"></span>Liveness: SSA to the rescue







Live range with SSA

<span id="page-5-0"></span>

• The problem of determining the program points along which a variable is alive has a simple solution for SSA form programs.





The points where  $i_2$  is alive have been marked with red rectangles.





The answer for the tricky question is **NO**. Uses of variables in phifunctions are considered in a different way. The variable is effectively used in the OUT set of the predecessor block where its definition comes from. In other words,  $i<sub>2</sub>$  is alive at OUT[ $L_5$ ], but is not alive at  $IN[L<sub>6</sub>]$ .





Why can we solve liveness analysis for SSA form programs without having to iterate through a fixed point algorithm?

For each statement S in the program:  $IN[S] = OUT[S] = \{\}$ 

For each variable v in the program: For each statement S that uses v: live $(S, v)$ 

```
live(S, v):
  IN[S] = IN[S] \cup \{v\} For each P in pred(S): 
      OUT[P] = OUT[P] U {v} if P does not define v
        live(P, v)
```
 $\div$ : Notice that phi-functions should be handled in a different way. Do you know why and how?





 $x = 0$  Our algorithm works due to the key property of SSA form programs: every use of a variable v is dominated by the definition of v. Thus, we can traverse the CFG of the program, starting from the uses of a variable, until we stop at its definition. We are certain to stop, because of the key property. Otherwise, the variable is used without being defined. In this case, we will reach the root node of the CFG, and we assume that the variable is alive at the input of the program.

<span id="page-10-0"></span>

### 2 [Register Allocation with graph coloring](#page-10-0)

- [Conflict \(Interference\) Graph](#page-11-0)
- **[Coloring](#page-18-0)**
- [Spilling strategies](#page-25-0)





## <span id="page-11-0"></span>2 [Register Allocation with graph coloring](#page-10-0)

- **[Conflict \(Interference\) Graph](#page-11-0)**
- **[Coloring](#page-18-0)**
- [Spilling strategies](#page-25-0)

## Step 2: Interferences

Here is the output of the liveness analysis for  $a + (b + c)$ :



**► tmp1 is in conflict with tmp2 (because of instruction 3) denoted by**  $tmp_1 \bowtie tmp_2$ .

## Interference graph

The relation  $\bowtie$  defines a conflict/interference graph:



### We want a **correct allocation** with respect to  $\bowtie$ :

 $tmp_1 \bowtie tmp_2 \implies Alloctmp_1) \neq Alloctmp_2).$ 

### $\blacktriangleright$  Graph coloring.

## Live variables and Minimum registers





How many variables are live at the same point ?

How many registers do we need ?

# MinReg vs MaxLive : A pathological example

### Definition: MaxLive

The maximum number of registers that are simultaneously alive at any program point of the program's control flow graph

### Definition: MinReg

The minimum number of registers that a program needs

The difference is strict! There exists programs such that  $MinReg$   $>$  MaxLive





## Running example

**Important: in this example consider the**  $r_i$  as temporary registers, like the **others**.



## Running example

**Important: in this example consider the**  $r_i$  as temporary registers, like the **others**.





Let's look at the graph without moves first

## <span id="page-18-0"></span>2 [Register Allocation with graph coloring](#page-10-0)

- **[Conflict \(Interference\) Graph](#page-11-0)**
- **•** [Coloring](#page-18-0)
- [Spilling strategies](#page-25-0)

# Kempe's simplification algorithm 1/2

On the interference graph (without coalesce edges):

### Proposition (Kempe 1879)

Suppose the graph contains a node m with fewer than K neighbours. Then if  $G' = G \setminus \{m\}$  can be K-colored, then G can be K-colored as well.

 $\triangleright$  Pick a low degree node, and remove it, and continue until remove all (the graph is K-colorable) or . . .

Kempe's simplification algorithm 2/2



# Let's color! ("Kempe's heuristic")

- We assign colors to the nodes greedily, in the reverse order in which nodes are removed from the graph.
- The color of the next node is the first color that is available, i.e. not used by any neighbour.



# Greedy coloring example 1/2



# Greedy coloring example 2/2







# On the number of colors (K)

In the last example, we chose  $K=4$ , and this is nice, because the graph is 4-colorable.

- $\bullet$  The given heuristic may fail to color the graph with K colors: it doesn't mean that the graph is not K-colorable (**heuristic**!).
- We can choose:
	- $\bullet$  either to eliminate the "non-colorable node" of the graph and continue with the other nodes inside the node stack.
	- $\bullet$  either to increment the K parameter.

## <span id="page-25-0"></span>2 [Register Allocation with graph coloring](#page-10-0)

- **[Conflict \(Interference\) Graph](#page-11-0)**
- **[Coloring](#page-18-0)**
- **•** [Spilling strategies](#page-25-0)

# Recall memories - Final code generation

With a 3 address code + allocation, rewrite each 3 address instruction into "real code":

- Each temporary is rewritten into its allocated physical register.
- If the temporary is in memory (Spilling), we generate code with appropriate loads and stores.

# If the graph was not successfully colored

Non-colored variables<sup>1</sup> are named **spilled temporaries**. There are many solutions to handle spilled variables.

<sup>&</sup>lt;sup>1</sup> either not colored at all or colored with number >K

## A naive solution: also color memory!

- Launch the coloration algorithm with an infinite number of colors:
	- first colors are mapped to registers (used in priority by the coloring algorithm)
	- $\bullet$  other colors are mapped to offsets in the stack, i.e. spilled to memory
- Drawback: we need a few registers to implement the spilling

add temp1, temp2, temp3 ld s0, [locationfortemp2] ld s1, [locationfortemp3] add s2, s0, s1 sd s2, [locationfortemp1]

(Still OK for us in practice)

# More sophisticated: Live range splitting

**Idea:** Modify the code to lower the number of simultaneously alive registers. Invent 2 versions of the same variable (**live-range splitting**), and modify the code into:

```
ADD temp51, temp4, temp3
STORE temp51, [locationinmemory] # replace with actual location
..
LOAD temp52, [locationinmemory] #same
ADD temp6, temp52, #5
```
▶ But now we have to allocate these two new variables!

We relaunch the coloring algorithm. This is called **Iterative Register Allocation**.

# To go further: Iterative Register Coalescing<sup>2</sup> ENSL Only

Two new optimizations to improve register allocation further

- **1** Register coalescing
- 2 Clever spilling

An iterative algorithm with many steps:



<sup>&</sup>lt;sup>2</sup>Iterated Register Coalescing, TOPLAS (1996)

# Iterative Register Coalescing – Coalescing ENSL Only

**Coalescing** consists of collapsing two move related nodes together (dashed lines = move instructions)



Which variables can be coalesced without causing spills ?

# Iterative Register Coalescing – Coalescing ENSL Only

Two heuristics for coalescing safely:

Briggs Nodes a and b can be coalesced if the resulting node ab will have fewer than

K neighbors of high degree (i.e.,  $degree \geq K$  edges)

George Nodes  $a$  and  $b$  can be coalesced if, for every neighbor t of  $a$ , either t already interferes with  $b$ , or  $t$  is of low degree.



# Iterative Register Coalescing – Spilling ENSL Only

- $\triangleright$  How to choose which variables to spill ? This is actually really hard:
	- We want to spill variables that are less used dynamically
	- We only have static information

We can use a heuristic:

```
SPILLCOST(v)
 cost = 0foreach definition or use in block B
    cost += 10N/D, where
      N is B's loop nesting factor
      D is v's degree in the interference graph
```
# Other Algorithms

- **Linear scan**: greedy coloring of interval graphs. (see Fernando Pereira's slides on register allocation: 18 to 35)
- Plenty of other heuristics for spilling.



<span id="page-35-0"></span>

**[Register Allocation with graph coloring](#page-10-0)** 

### 3 [Register Allocation on SSA](#page-35-0)

- [Chordal graphs](#page-43-0)
- [Decoupled Register allocation](#page-53-0)
- [SSA exit with windmills](#page-70-0)


## Liveness: SSA still to the rescue



Live range on a CFG



Live range with SSA



## The Example's Interference Graph



2) How this example would look like in SSA-form?





## Example in SSA form

Can you run a liveness analysis algorithm on this program?





## Example in SSA form





#### Example in SSA form What's the chromatic  ${a}$ number of this graph? d  $=$  $\overline{a}$  ${a}$  $\{a, d\}$  $c<sub>1</sub>$ đ  $b =$  $e_1 = a$  ${a, b}$  $\{d, e_1\}$ a  $c_2$  $\mathbf{c}_{2}$  $= a$ b  ${c_2, b}$  $c_1 = d$  $e_2 = b$  ${c_1, e_1}$  $\epsilon$  $\rm e$  $e<sub>2</sub>$  ${c_2, e_2}$  $e = e, c \left| \frac{\{c, e\}}{c} \right| = \phi (c_1, c_2)$  $(e_1, e_2)$ e  $=\Phi$

**Register Allocation on SSA** 





## **SSA-Based Register Allocation**

- SSA-based register allocation is a technique to perform register allocation in SSA-form programs.
	- Simpler algorithm.
		- Decoupling of spilling and register assignment
	- Less spilling.
		- Smaller live ranges
		- Polynomial time minimum register assignment

#### **Traditional Register Allocation**



## <span id="page-43-0"></span>3 [Register Allocation on SSA](#page-35-0)

## [Chordal graphs](#page-43-0)

- **[Decoupled Register allocation](#page-53-0)**
- [SSA exit with windmills](#page-70-0)

## An appeal to simplicity

For certain classes of graphs, graph coloring is P!

Chordal graphs **chordal graphs** are graphs where every cycle with 4 or more edges has a chord (connects 2 vertices in the cycle but not part of the cycle).

# An appeal to simplicity

For certain classes of graphs, graph coloring is P!

# Chordal graphs **chordal graphs** are graphs where every cycle with 4 or more edges has a chord (connects 2 vertices in the cycle but not part of the cycle).

#### Theorem

The greedy coloring algorithm (with a judiciously chosen ordering) is exact on chordal graphs and takes polynomial time

 $\triangleright$  Also means computing the chromatic number of a graph is easy!

# An alternative definition of Chordality

Definition: Induced subgraph If  $G = (V, E)$  is a graph, then  $S = (V', E')$  is an induced subgraph of  $G$  if  $V'\subset V,$  and  $(v_i, v_j) \in E'$  if, and only if,  $(v_i, v_j) \in E$ .

## Theorem: Triangular graphs are chordal

A graph is Chordal if, and only if, it has no induced subgraphs isomorphic to  $C_n$ , where  $C_n$ is the cycle with n nodes,  $n > 3$ . Which graphs are chordal ?





## Intersection Graphs

- If S is a set of sets, then we define an intersection graph  $G = (V, E)$  as follows:
	- For each set  $s \in S$ , we have a vertex  $v \in V$
	- If  $s_0, s_1 \in S$ , and  $s_0 \cap s_1 \neq \{\}$ , then we have an edge  $(v_0, v_1)$  $\in$  F





## **Chordal Graphs**

• The intersection graph of subtrees of a tree is a chordal graph.

The interference graph of programs in SSA form is chordal. Any intuition on why?





#### **Dominance Trees**





#### Dominance Trees





## Intersection Graph of Live Ranges



# Chordality and SSA

#### Theorem

The interference graph of an SSA-form program is chordal

"Interference Graphs of Programs in SSA-form" by Sebastian Hack

 $\triangleright$  We can use this to simplify our register allocation algorithm

## <span id="page-53-0"></span>3 [Register Allocation on SSA](#page-35-0)

- **•** [Chordal graphs](#page-43-0)
- [Decoupled Register allocation](#page-53-0)
- [SSA exit with windmills](#page-70-0)

## Liveness and Domination

In SSA, live ranges must follow the domination tree. This gives us a nice property:

Theorem: Max Live = Max Clique Let P be an SSA-form program, and  $G = (V, E)$  be its interference graph. For each clique  $C = x_1, \ldots, x_n$  in G there exists a program point in P, where all the variables  $c_i$  interfere.

A clique is a (sub)graph that is "fully connected".



## Decoupled Spilling

- Because the maximum clique of the interference graph equals the minimum number of registers necessary to compile the program, we can lower register pressure until MaxLive =  $K$ , and just then we perform register assignment.
- This technique is called the *decoupled approach* to register allocation.
	- First we spill
	- Then we do register assignment
- As we have already seen, there exist an exact, polynomial time, algorithm to find out the chromatic number of a chordal graph.



## Decoupled Spilling

- The possibility of being able to spill, until we reach a colorable graph, gives us the opportunity to try many different algorithmic designs.
- Below we show the design used in the first register allocator based on the coloring of chordal graphs<sup> $\diamond$ </sup>:



 $\degree$ : Register Allocation via the Coloring of Chordal Graphs (2005)



### **Build**

• In the build phase we produce an interference graph out of liveness analysis.





## **MaxClique**

In the MaxClique phase we try to find cliques with more than K nodes in the interference graph, where K is the maximum number of available registers. ! = **T7, R1, R2, T1**, R5, R4, T8, R6, T9





## Spill

- If we have cliques with more than K nodes, then we must choose a few of these nodes to spill.
- The problem of finding the minimum number of nodes to spill, so that we get a K colorable graph is NP-complete<sup> $\hat{\varphi}$ </sup>.





### Spill

We can use the same formula that we have used in the design of Iterated Register Coalescing (Remember last class?) to compute spill costs. This formula takes into consideration the program, and the structure of its interference graph.









Spill











## Rebuild

- Once we spill, we must insert loads and stores in the code, to preserve the semantics of the original program.
- After scattering loads and stores around, we rebuild the  $\bullet$ interference graph.





## Rebuild

- Once we spill, we must insert loads and stores in the code, to preserve the semantics of the original program.
- After scattering loads and stores around, we rebuild the interference graph.





- Once we are down to a chordal graph whose largest clique has no more than K nodes, we are guaranteed to find a K-coloring to it.
- To find this coloring, we simply apply the greedy coloring on the simplicial elimination ordering that we obtain.









 $\sigma$  = R4, R2, R6, T9, T8, T7, T1, RB, R5, RC, RD, RA, RE,













## **Best Effort Coalescing**

- Because we have K colors to play with, some of them may end up not being used in some neighborhood of the interference graph.
- We can use these extra colors to maximize the amount of copy instructions that we can coalesce away.



 $\rightarrow$ SSA Elim



## **Best Effort Coalescing**

```
Best Effort Coalescing
input: list L of copy instructions, G = (V, E), K
output: G', the coalesced graph G
G' = Gfor all x = y \in L do
   let S<sub>r</sub> be the set of colors in N(x)let S_v be the set of colors in N(y)if \exists c, c \le K, c \notin S_x \cup S_y then
      let xy, xy \notin V be a new node in
         add xy to G' with color c
         make xy adjacent to every v, v \in N(x) \cup N(y)replace occurrences of x or y in L by xy
        remove x from G'
        remove y from G'
```
What is the complexity of this algorithm?

## <span id="page-70-0"></span>3 [Register Allocation on SSA](#page-35-0)

- **•** [Chordal graphs](#page-43-0)
- **[Decoupled Register allocation](#page-53-0)**
- [SSA exit with windmills](#page-70-0)

PPGCC

## $MinReg = MaxLive$

This result is no coincidence. We shall talk more about it!




#### Swaps

We need to copy the contents of  $e_2$  to e. Similarly, we need to copy  $c_2$  to c. But these variables have been allocated to different registers. If we have a third register to spare, we could do a swap like:

$$
\begin{array}{rcl}\n\text{tmp} &= \text{r1} \\
\text{r1} &= \text{r2} \\
\text{r2} &= \text{tmp}\n\end{array}
$$

Yet, we may not have this register.

1) What is the problem of separating a register to do the swaps?







Swaps



There are ways to implement swaps, without the need of a. temporary location. One of these ways is the well-known hacking of using three xor operations to exchange two integer locations. There are other ways, though. Some architectures provide instructions to swap two registers. The  $x86$ , for instance, provides the instruction  $xchg(r1, r2)$ , which exchanges the contents of r1 and r2.

Can you think about other ways to swap the contents of registers?

## Implementing swaps – take 2

Problem 1: What about cycles of more than 2 variables? Problem 2: RiscV has no swap instruction

 $\blacktriangleright$  Back to the (theoretical) drawing board

## The semantics of  $\phi$ -instructions

Sequences of  $\phi$  instructions are peculiar: they have no order.

$$
a: r_1 = \phi(a_1: r_1, a_2: r_2)
$$
  

$$
b: r_2 = \phi(b_1: r_2, b_2: r_1)
$$
  

$$
c: r_3 = \phi(c_1: r_3, c_2: r_2)
$$

All the  $\phi$  should be executed "at the same time" using parallel moves:

 $r_1, r_2, r_3 := r_2, r_1, r_2$ 

#### Parallel moves

$$
r_1 \bigcirc r_2 \longrightarrow r_3
$$

 $r_1, r_2, r_3 := r_2, r_1, r_2$ 

A Parallel move  $(s_1 \rightarrow d_1) \dots (s_n \rightarrow d_n)$  is well defined if all the destinations are disjoint:  $\forall i \neq j, d_i \neq d_j$ .

▶ Almost a forest, but with cycles!

# Windmill graphs

#### **Definition**

A graph is a windmill if each vertex has at most one predecessor.



Picture from "Tilting at windmills with Coq"

#### Theorem

*The graph associated to a well defined parallel move is a windmill*

 $\blacktriangleright$  How to cut this graph into individual moves?

# Windmill graphs: easy cases

If the graph is a cycle:



$$
tmp := r_1
$$
  
\n
$$
r_1 := r_2
$$
  
\n
$$
r_2 := r_3
$$
  
\n
$$
r_3 := r_4
$$
  
\n
$$
r_4 := r_5
$$
  
\n
$$
r_5 := tmp
$$

If the graph is a forest:



$$
r_4 := r_3r_5 := r_3r_3 := r_1r_2 := r_1
$$

## An algorithm

```
Sequentialize_moves(G)=
   moves = \lceil]
   For each vars v without successors in G:
      For src in pred(v):
          moves := moves + (v, src)
          G := G \setminus \{v\}For each cycle in G:
      if len(cycle) == 1:pass
      else:
          previous := tmpfor v in reversed(cycle):
             moves := \text{moves} + (\text{previous}, \text{v})previous := v
          moves := moves + (previous, tmp)
   return moves
```
- **1** Start from the leaves
- 2 Remove all the easy moves until there are no more leaves
- **3** Only cycles remains
- <sup>4</sup> Eliminate 1-cycles
- **5** Use an extra register to handle the cycles



#### So, in the end we get...



## <span id="page-81-0"></span>1 [Properties in SSA: Liveness](#page-2-0)

2 [Register Allocation with graph coloring](#page-10-0)

**[Register Allocation on SSA](#page-35-0)** 



Smart Code Generation

Input: a MiniC file:

int n;

n=6;

Output: a RISCV file:



▶ but with a smart allocation of registers and memory.

## Smart Code Generation



# Smart Code Generation – More details

- **1** Implement Liveness on SSA
- 2 Naive coloring/spilling strategy
	- **1** Color with an infinite number of colors
	- **2** Spill everything that doesn't fit
- <sup>3</sup> No coalescing
- **4** Naive SSA exit (with Windmills)

# **Summary**

- **[Properties in SSA: Liveness](#page-2-0)**
- 2 [Register Allocation with graph coloring](#page-10-0)
	- [Conflict \(Interference\) Graph](#page-11-0)
	- **•** [Coloring](#page-18-0)
	- [Spilling strategies](#page-25-0)
- 3 [Register Allocation on SSA](#page-35-0)
	- [Chordal graphs](#page-43-0)
	- [Decoupled Register allocation](#page-53-0)
	- [SSA exit with windmills](#page-70-0)
- [LAB : smart code Generation](#page-81-0)

Follow up: language extensions, SSA optimisations

# Exercise – Liveness and Allocation – Straight line code

We consider the following program:

int  $x,y,z,t$ ;  $x=12$ ;  $y=3+x$ ;  $z=4+y$ ;  $t=x-y+z$ ;

- **1** Compute the live-out at each instruction
- 2 Draw and color the interference graph
- **3** Do the register allocation with 2 registers
- <sup>4</sup> Generate the final code

With  $t, z, y, x \mapsto tmp\;0, tmp\;1, tmp\;2, tmp\;3,$ we obtain:

 **li** tmp\_4, 12 **mv** tmp\_3, tmp\_4 **li** tmp\_5, 3 **add** tmp\_6, tmp\_5, tmp\_3 **mv** tmp\_2, tmp\_6 **li** tmp\_7, 4 **add** tmp\_8, tmp\_7, tmp\_2 **mv** tmp\_1, tmp\_8 **sub** tmp\_9, tmp\_3, tmp\_2 **add** tmp\_10, tmp\_9, tmp\_1 **mv** tmp\_0, tmp\_10

# Exercise – Liveness and Allocation – CFG

We consider the program on the right

- **1** Compute the live-out at each instruction
- 2 Draw and color the interference graph
- <sup>3</sup> Do the register allocation with 2 registers
- **4** Generate the final code

