



Exercises (TD) Compilation and Program Analysis (CAP)

1 Code production and register allocation

Consider the expression E = (n * (n + 1)) + (2 * n). We assume that we have:

- A multiplication instruction mul t1, t2, t3 that computes t1 := t2*t3.
- An "immediate load" instruction li t1, 4.
- A notation [*n*] for the stack slot in which *n* is stored.

Question #1

Generate a 3 address-code for E with temporaries using the ld instruction to load n. Do it as blindly as possible (no temporary recycling).

Question #2

Draw the liveness intervals without applying liveness analysis. How many registers are sufficient to compute this expression?

Question #3

Draw the interference graph (nodes are variables, edges are liveness conflicts).

Question #4

Color this graph with three colors using the algorithm seen in the course.

Question #5

Give a register allocation with K = 2 registers using the <u>iterative</u> register allocation algorithm seen in course.

2 Program Slicing

Let us now consider the following scenario: through testing, we have identified a variable taking an incorrect value. We want to inspect only the part of the program that might influence this variable: such a part of the program is called a "slice". In this exercise, we will design an algorithm to statically compute the slice of an SSA program.

In order to compute the slice with respect to a given variable v, we need the <u>dependencies</u> of v. We consider both <u>direct</u> (i.e. non-transitive) dependencies, and <u>transitive</u> dependencies. We assume we can take the transitive closure of direct dependencies (by denoting it with a star *).

2.1 Data Dependencies

Let us consider a first notion of dependencies.

Definition 1 (Direct data dependencies) A variable v depends directly on a variable u in a program P if P contains an instruction that reads u and defines v, e.g. v := u + 1.





Figure 1: Program 1

Figure 2: Program 1 in SSA form

Question #1

Give the direct data dependencies of all variables in the SSA representation of Program 1 (given on Figure 2).

Question #2

What are all the variables that influence the value of y_1 in Program 1, according to the direct data dependencies computed in the previous question?

Question #3

Give an algorithm DD(P) computing direct data dependencies in an SSA program P as a dictionary.

Give an algorithm $DD^*(P, v)$ computing transitive data dependencies of a variable v in an SSA program P. You can use the transitive closure operation.

Question #5

Remove all the instructions of Program 1 on which y_1 has no transitive data dependencies. Does this slice captures every instruction that might influence the value of y_1 ? What is missing?

2.2 Control Dependencies

We now consider a new kind of dependencies, to take into account what was missing with the previous notion.

Definition 2 (Direct control dependencies) A variable u is a direct control dependency of a variable v in a program P if u is used in the predicate of a branch of P that determines a definition of v

E.g. in "if u > 0 then v = 0 else u = 0", u is a direct control dependency of v. Be careful with how phi-nodes are treated.

Question #6

Give the direct control dependencies of all variables in the SSA representation of Program 1 (given on Figure 2).

Question #7

Compute the slice of Program 1 with respect to y_1 using both (transitive) data and control dependencies.

Question #8

We now assume to have an algorithm CD(P) computing the direct control dependencies in an SSA program *P* as a dictionary. Write an algorithm slice(P, v) which slices the program *P* with respect to the variable *v* using both data and control dependencies.

3 If-conversion and Predicated Instructions

<u>If-conversion</u> is a transformation of the CFG which converts control dependencies (conditional jumps) into data dependencies. It is particularly useful for loop bodies, where performance is critical.

Below is an example of if-conversion from the program on the left-hand side, with a branch, to the program on the right-hand side, without branches, but a dependency on b instead.

For this purpose, we consider <u>predicated instructions</u>: such instructions can have a boolean guard (b below) indicating if the instruction should be executed or not.

For instance in the program below on the right, we first put the boolean value of x < y in the b register using the LT (less than) instruction. Then (b) LI res 42 loads the immediate 42 in the temporary res only if b contains 1, the value representing "true". Such instructions are available in many architecture, such as X86.

In the following, we assume all instructions can be predicated by a register or temporary.



In the rest of this section, we only consider pieces of control flow graphs which are **not in SSA form**.

We note pred(B) and succ(B) the immediate predecessors and successors of *B*. We note cond(B) the condition of the jump at the end of *B*, $br_{true}(B)$ (resp $br_{false}(B)$) the branches if the condition is true (resp false).

For a given node *B*, we note predicate(B) a logical expression that predicates its execution given by a function *predicate*. For instance in the program above, predicate(else) = x < y.

Question #1

We first consider the following program:



Give *predicate* for each basic bloc and write the if-converted code.

3.1 Tree programs

We now consider a first class of CFG: trees with single entry, single output, and outdegree 2 for any other block, noted *Tree*₁. Let B_0, \ldots, B_n, E be some basic blocks such that the B_i form a tree and all leaves lead to *E*. Here is an example:



Question #2

In which cases can such program appear ? Give an example WHILE program that would result in such a CFG.

Question #3

Given a program $P = B_0, \ldots, B_n, E$ in *Tree*₁:

- (a) What is predicate(E) ?
- (b) How to compute *predicate*(*B_i*) for any *B_i* for a program in *Tree*₁ ? Give an algorithm and justify it. HINT: Proceed by induction on the tree.

Question #4

To emit linear code that contains all blocks, we must order them appropriately. Let us note sortBlock(P) the list of blocks in such order.

What is a sufficient condition on the list of blocks for the resulting linear code to be correct after if-conversion ?

Question #5

Consider we are given the *predicate* and *sortBlocks* functions from the last two questions. We also provide two utilities: emit(L) takes a list of (potentially predicated) instructions L and

emits them. bool2instr(b,e) turns a boolean expression e (such as a predicate) into a list of instructions and assigns it to the temporary b. Recall that instructions are predicated by a register or temporary.

Write the algorithm for if-conversion of arbitrary *Tree*¹ programs. Justify its correctness.

3.2 DAG programs

We now consider a richer class, DAG_1 , of <u>directed acyclic graphs with one entry and one exit</u> and outdegree 2 for any other block. Here is an example:



Question #6

Give *predicate* on each basic block. Justify your answer on the block "then".

We consider the notion of control-dependence on blocks: A is control-dependent on B if, given U and V the successors of B, without order,

- There exists a path from *U* to *A*
- No paths from *V* lead to *A*

We note ControlDeps(A) the control dependencies of A.

Question #7

In the program above, we have $ControlDeps(then) = \{else\}$. Justify it. Compute and justify the control dependencies for all other blocks.

Question #8 (Difficult)

For *B* a block in a program *P*, express *predicate*(*B*) in term of *ControlDeps*.

Question #9 (Difficult)

In which order should the blocks be linearized ? Give a graph walk that achieves it.

4 Duo-processor for video-game execution

The Game Boy, released in 1989, was equipped with a Z80 processor. This processor was peculiar: it was an hybrid 8bit/16bit processor containing seven 8-bit registers (A,B,C,D,E,H,L). However, some instructions operated on 16bits by pairing together two registers (BC, DE, HL). Memory was addressed by 16bit pointers. This is illustrated by the picture below.

```
1_{5} 1_{4} 1_{3} 1_{2} 1_{1} 1_{0} 0_{9} 0_{8} 0_{7} 0_{6} 0_{5} 0_{4} 0_{3} 0_{2} 0_{1} 0_{0} (bit position)
```

Main registers

A		
В	С	
D	E	
Н	L	

(Image from Wikipedia)

In this exercise, we will consider a RISCV-like Instruction Set Assembly with the same register set, both 8bit and 16bits instructions, and the compilation challenge that entails. For simplicity, we will only consider straight code with no branching.

More precisely, all arithmetic instructions (ADD, SUB, DIV, MUL, XOR) come in a 16bit version (ADD16, ...) and a 8bit version (MUL8, ...). Immediates (used in LI, for instance) can only be 8-bit wide. LOAD and STORE are done with 16 bits addresses and access 16 bits at a time, with an optional immediate offset.

As a first example, we consider the vector multiplication of two 8 bits 2D vectors $(x_0 x_1)$ and $(x'_0 x'_1)$ stored at address HL and (HL+16) respectively. More precisely, we wish to implement $x_0 * x'_0 + x_1 * x'_1$. The assembly program below computes the result in register A. Note that memory access is done inside 16 bits duo-registers (here, BC and DE respectively), whose 8-bits halves are used independently to then multiply and sum the coordinates.

LOAD BC HL,**offset**(0); *BC* <- *LOAD*(*HL*) LOAD DE HL,**offset**(16); *DE* <- *LOAD*(*HL*+16) MUL8 B B D ; *B* <- *B* * *D* MUL8 C C E ; *C* <- *C* * *E* ADD8 A B C ; *A* <- *B* + *C*

Question #1

3

Write a program that, given an 8bit 3D vector, computes the 8-bit average of its component. The memory address of the first word of the vector is given in register HL. The result should be in register A.

In the rest of this exercise, we wish to compile a single basic bloc in SSA 3-address instructions. Let us consider the following 3-address instructions:

$i ::= t \leftarrow i_8$	(Load 8bits Immediate)	
$\mid t \leftarrow t'$	(Move)	
$\mid t \leftarrow t' + t'' \mid t' * t'' \mid \dots$	(Arithmetic Operations)	
$\mid t \leftarrow t'.t''$	(Concatenation of 8bit Words)	
$\mid t.t' \leftarrow t''$	(Split of 16bit Words)	
$ t \leftarrow load(t', i_8)$	(Memory Load)	
$ $ store (t, t', i_8)	(Memory Store)	

 $t \leftarrow t'.t''$ concatenates two 8bits integers into a 16bits integer. $t.t' \leftarrow t''$ splits a 16bits integer in t'' into its upper part in t and its lower part in t'. Load and store take a 16bits address and return a 16bits integer, with an optional immediate offset. Programs must be in single static assignment form: variables can't be redefined.

The example above corresponds to the following 3-address program:

```
t1 <- load(t0, offset (0))
t2 <- load(t0, offset (16))
t3.t4 <- t1
t5.t6 <- t2
t7 <- t3 * t5
t8 <- t4 * t6
t9 <- t7 + t8
ret t9
```

Question #2

5

Let us consider the following program:

```
t1 <- load(t0, offset(0))

t2.t3 <- t1

t4 <- t3 * 2

t5 <- t2.t4

store(t5, t0, offset(0))
```

What does it do?

What is the purpose of such a program?

Question #3

Recall the goal of instruction selection and instruction scheduling.

Question #4

Consider the instruction: $t9 \leftarrow t7 + t8$. What is missing from the syntax to write instruction selection for this instruction?

We now assume that there exists an analysis that provides a function size which, given a temporary, provide the size of the register it should be stored in: size(t) = 8 or size(t) = 16.

Do the instruction selection for the program in Question 2, with the following size function:

temporary	size
t2, t3, t4	8bits
t0, t1, t5	16bits

Question #6

Propose an instruction selection algorithm for the given instruction language.

Question #7

Recall the goal of register allocation. What is the usual technique to solve such problem? What are the challenges for register allocation in this architecture?

Question #8

Give a register allocation for the program obtained in Question 5 and compile it to valid assembly.

Question #9

Let us now consider the following graph-coloring problem: given a set C of colors, a compatibility relation \sim on colors, and G = (V, E) a graph with vertices V and edges E, the algorithm $color(C, \sim, G)$ returns a map M from V to C such that for all $(v, v') \in E$, $M(v) \sim M(v')$.

Let *B* a block in SSA 3-address instructions presented above. Formulate <u>informally</u> how to compute register allocation of *B* using the *color* algorithm. Demonstrate it on the program from Question 2.

Remark: It is not required to propose an implementation for the *color* algorithm.

Question #10 (Difficult)

Propose informally an analysis that would allow obtaining the size function.

5 Exceptional expressions

In this exercise, we consider expressions that can fail, but only locally. More precisely, we enrich a traditional language of expressions, as the one we studied in **WHILE**, with two new constructs.

- fail(*e*) indicates that the execution fails with the value returned by *e*.
- guard(*e*) evaluates an expression *e*, catching its potential failure.

These primitives allows one to write expressions like:

$$guard(3 + fail(true))$$

that returns true because the expression fails but the failure is caught.

On the other hand "guard(3+4)" will return 7 as no failure occurred.

Such exceptions are particularly useful when combined with ternary conditions of the form $e ? e_t : e_e$ that allow for conditional evaluations inside expressions. We will introduce these conditionals in the exercise.

5.1 Syntax and Semantics

The syntax and semantics of expressions is given below. It is similar to expressions in **WHILE**. We consider the new domain of exceptional values $v^* \in \mathcal{V}^*$, which are either a usual value $v \in \mathcal{V}$, or a value returned by raising an exception.

Grammar: **Evaluation**: $Val : \mathcal{E} \times State \rightarrow \mathcal{V}^*$ $Val(c, \sigma) = value(c)$ $Val(x, \sigma) = \sigma(x)$ $v \in \mathcal{V} ::= i \in \mathbb{Z}$ Integers $| b \in \mathbb{B}$ Booleans $v^* \in \mathcal{V}^* ::= v \in \mathcal{V}$ $Val(e_1 + e_2, \sigma) = Val(e_1, \sigma) + Val(e_2, \sigma)$ Success Failure |**Fail**(v) $Val(e_1 \parallel e_2, \sigma) = Val(e_1, \sigma) \parallel^* Val(e_2, \sigma)$ $e \in \mathcal{E} ::= c$ Constants Variable |x| $Val(e_1 \&\& e_2, \sigma) = Val(e_1, \sigma) \&\&^* Val(e_2, \sigma)$ |e+e|Addition | e || e | e && e Bool Ops $Val(e,\sigma) = v$ $Val(e, \sigma) = v$ | fail(e) Failure $Val(fail(e), \sigma) = Fail(v)$ $Val(guard(e), \sigma) = v$ |guard(e) Guard $Val(e, \sigma) = Fail(v)$ $\overline{Val}(quard(e),\sigma) = v$

We extend all binary operators $(+, \|, \&\&)$ to exceptional values $(+^*, \|^*, \&\&^*)$. Below is the definition for $+^*$, the others are similar:

$$n + n \equiv n + n$$
 $v_2 + Fail(v) \equiv Fail(v) + v_2^* \equiv Fail(v)$

In the examples, we also use comparison operators between integers (<, >, ...) with the straightforward semantics and its extension to failed values.

Expression evaluation is defined as $Val(e, \sigma)$ like for WHILE. When σ is not given, it is \emptyset .

Note that fail expressions are evaluated when they are encountered and are propagated up in the expression.

Question #1

What does the expression below evaluates to? Give its derivation.

$$guard(3 + fail(true \&\& false)) \&\& true$$

Question #2

We now add a ternary conditional operator $e ? e_{then} : e_{else}$. It evaluates e to a boolean. If it is true, it evaluates e_{then} , otherwise e_{else} . If any of these expressions fail, it fails as well. If the condition fails none of the branches is evaluated.

Give the evaluation rules for this new construct.

Question #3

Do the provide rules allow to evaluate guard(fail(3 + fail(4)))? Propose an appropriate reduction rule that ensures that nested fails are evaluated to an exceptional value.

Given the environment σ which associates *x* to an integer, what is the evaluation of (depending on the value of *x*):

guard(x > 0? fail(true) : fail(-x)) + 10

What is the problem ?

5.2 Typing

We suppose that the evaluation rules you defined in the preceding questions are now part of the semantics.

We want to design a type system to ensure that failure values are type-compatible, and that guards return a coherent type. The purpose of the type system is to be able to reject expressions like (provided *x* has type \mathbb{Z}):

$$guard(x > 0 ? fail(true) : fail(-x)) + 10$$
 (a)

But accept expressions like:

$$guard((x < 2?3 : fail(true)) > 5)$$
 (b)

We consider the types $\tau = \mathbb{B} | \mathbb{Z} | \perp$ and the typing judgement $\Gamma \vdash e : \tau_{success}, \tau_{fail}$ when expression *e*, with environment Γ , evaluates to a value of type $\tau_{success}$ or fails with a value of type τ_{fail} . The new type \perp is used to denote types that cannot exist, like the failure type for a guarded expression for example.

We have two operations on types: \leq and \sqcup such that

- for all τ , $\perp \leq \tau$, and $\tau \leq \tau$;
- $\mathbb{B} \not\leq \mathbb{Z}$ and $\mathbb{Z} \not\leq \mathbb{B}$;
- $\tau_1 \sqcup \tau_2 = \tau_2$ if $\tau_1 \le \tau_2$ and symmetrically $\tau_1 \sqcup \tau_2 = \tau_1$ if $\tau_2 \le \tau_1$
- otherwise $\tau_1 \sqcup \tau_2$ is undefined

Selected typing rules are provided below.

$$\frac{(x,\tau)\in\Gamma}{\Gamma\vdash x:\tau,\bot} \qquad \frac{\Gamma\vdash e_1:\tau_1,\tau_{f1}}{\Gamma\vdash e_2:\tau_2,\tau_{f2}} \qquad \frac{\Gamma\vdash e_1:\tau_1,\tau_{f1}}{\Gamma\vdash e_1+e_2:\mathbb{Z},\tau_f} \qquad \frac{\Gamma\vdash e:\tau_1,\tau_2}{\Gamma\vdash \mathsf{guard}(e):\tau,\bot}$$

Question #5

Propose a typing rule for fail(e). Illustrate it by showing the derivation for 3 + guard(fail(5))

Question #6

Show the derivation for: guard(3 + guard(fail(5)))

Give the typing rule for the ternary conditional.

Question #8

Give the typing derivation for the expression (a) and (b) above (before the definition of the type system).

Question #9

State <u>but do not prove</u> a soundness theorem of your typing. It should state something about the evaluation of the well-typed expression, and something about what values can be obtained.

Question #10 (Difficult)

Explain in two sentences how the proof should be done. Give a formal proof of the guard(e) case only.

5.3 Code generation

We now want to generate a control flow graph for such expressions. For instance, the expression

yields the RISCV assembly shown below, with its control flow graph. We can see that the "else" branch of the conditional "x ? 3 : fail(false) ", which is a fail, is implemented by a direct jump to the end of program, where the guard is resolved, and thus bypassing the computation of the expression "... > 5".



Similarly to the course on the **WHILE** language, we consider syntax-directed rules to implement a code generation function code(e, t) which emits the assembly code for *e* and puts its result in temporary *t*.

Remark: Selected code generation rules for WHILE are available in the companion sheet.

Question #11

Recall (informally) the steps to obtain control flow graph from a WHILE program.

Question #12

Propose a code generation rule for $e ? e_{then} : e_{else}$.

Question #13

Extend the code generation function to the context of exceptional expressions, and propose code generation rules for guard(e) and fail(e).

Hint: You can add new arguments to the *code* function.

Question #14

What about nested guards? Apply your rules on the example from Question 6 and show the

control flow graph.

Question #15 (Difficult)

We now consider a more general exception construction where guard and fail specify a label ℓ : fail($\ell(e)$) raises the exception ℓ with payload e, and guard(e) with ℓ catches only the ℓ -exceptions.

Propose a compilation strategy for this extension.

Question #16 (Difficult)

What are the differences in execution between our exception construct and the one in general purpose languages, such as Java, C++ or OCaml ? Could the two be used conjointly ?