Guillume DIDIER
|
8d78c70dae
|
Rust Update, clean up MMappedMemory
Ensure the code compiles with the latest rust nightly version, and fixes some unsafety in MMappedMemory
|
2021-09-20 14:45:40 +02:00 |
|
Guillaume DIDIER
|
c12a3ba29b
|
Fix missing --bin in cargo invocation
|
2021-08-02 15:57:52 +02:00 |
|
Guillume DIDIER
|
0e60fd62ba
|
Add missing scripts
|
2021-08-02 15:53:58 +02:00 |
|
Guillume DIDIER
|
bf931bfa52
|
Various experiments
|
2021-08-02 15:02:52 +02:00 |
|
Guillume DIDIER
|
84cf28f21c
|
Reproduce the pattern from the other paper
|
2021-07-25 10:01:41 +02:00 |
|
Guillume DIDIER
|
3f0f12d118
|
Tweaks that reduce overhead and show prefetch occuring where expected
|
2021-07-21 17:29:18 +02:00 |
|
Guillume DIDIER
|
2d179897bf
|
More test cases
|
2021-07-19 11:33:17 +02:00 |
|
Guillume DIDIER
|
e4940abe82
|
Update Display for FullPageDualProbeResults
This now has proper header and table alignment.
|
2021-07-19 10:54:30 +02:00 |
|
Guillume DIDIER
|
bf347f7a12
|
Switch back to improved F+R
The channel claibration issue ought to be fixed by 4cbacf96
|
2021-07-19 09:47:35 +02:00 |
|
Guillume DIDIER
|
3022794752
|
Hotfix - Use naive F+R instead of F+R
F+R currently has a calibration bug
|
2021-07-19 09:02:08 +02:00 |
|
Guillume DIDIER
|
b7b5cbbfc3
|
Update the cache channel interface
|
2021-06-28 16:26:02 +02:00 |
|
Guillume DIDIER
|
1b38b4913c
|
Commit prefetcher reverse work
|
2021-06-10 11:25:07 +02:00 |
|
Guillume DIDIER
|
4bc389272f
|
Start working on prefetcher reverse engineering experiment
|
2021-03-22 16:13:01 +01:00 |
|