Commit Graph

16 Commits

Author SHA1 Message Date
Guillaume DIDIER
23cf8eaee6 Only print detailed information in debug mode 2024-07-03 11:22:55 +02:00
Guillaume DIDIER
123a434006 u64 and usize are not the same type, sorry 2024-07-03 11:14:32 +02:00
Guillaume DIDIER
a7f1840bb9 Get the number of available CBox on Intel Core using MSR_UNC_CBO_CONFIG 2024-07-03 11:06:41 +02:00
Guillaume DIDIER
a937debf7c Added debug information. 2024-07-03 09:56:47 +02:00
Guillaume DIDIER
45e5fa84a5 Fix missing CPU classification 2024-07-03 09:42:17 +02:00
Guillaume DIDIER
ddd24e9c20 Add newer Core CPUs, up to Raptor Lake 2024-07-03 09:11:33 +02:00
Guillaume DIDIER
d98c9f5a66 Scan now displays the scores for each cbox using a one line format
Also remove the duplication between core 0 and core i, after validation that it behaved the same
2024-07-03 08:53:43 +02:00
Guillaume DIDIER
69fb1dc2db Implement on Core CPUs 2024-07-03 08:52:12 +02:00
a17aeb33c7 Use main_core to determine slice 2024-06-27 11:31:21 +02:00
989ae0c0ea Determine slice using msr instead of reversed hashing fn 2024-06-27 11:09:06 +02:00
087997ce5c Fix substraction with overflow 2024-06-25 09:34:30 +02:00
Guillaume DIDIER
a7ea11181f Add missing CPU model 2024-06-24 17:40:03 +02:00
Guillaume DIDIER
88775ea015 Fix issues in the monitoring logic 2024-06-24 17:37:14 +02:00
Guillaume DIDIER
f6494a82b2 Correct various issues in scan, and set core affinity properly. 2024-06-24 16:58:32 +02:00
Guillaume DIDIER
ba87550b65 Implement slice scanning on Xeon 2024-06-24 15:53:45 +02:00
Guillaume DIDIER
f9217b00c4 Start working on cache detection using Clementine Maurice's performance counter approach.
Add a new crate for that, getting out of cache_utils no_std / use_std mess.
2024-06-24 09:41:56 +02:00