The Microarchitecture Level (Chapitre 4)

Francesco Bronzino ArchiSys

* Slides based on Tanenbaum, "Structured Computer Organization" 5e

Updates

- Course on May 12th, TD on May 11th
- Exam on June 2nd
- Tomorrow 1h TD + finishing TP 2

The microarchitecture level

- The job of the microarchitecture level is to implement the Instruction Set Architecture level above it
- Its design depends on the ISA being implemented, as well as the cost and performance goals of the computer.
	- RISC designs have simple instructions that can usually be executed in a single clock cycle.
	- The Core i7 instruction set may require many cycles to execute a single instruction

- No general principles; every ISA is a special case.
- Hence, we use a specific example instead.
- Subset of the Java Virtual Machine called IJVM.

- The microarchitecture will contain a microprogram (in ROM),
- Fetch, decode, and execute instructions.
- We cannot use the Oracle JVM interpreter because we need a tiny microprogram that drives the individual gates in the actual hardware efficiently.
- The Oracle JVM interpreter was written in C for portability and cannot control the hardware at all.

Since the actual hardware used consists only of the basic components described in Chap. 3, in theory, after fully understanding this chapter, the reader should be able to go out and buy a large bag full of transistors and build this subset of the JVM machine. Students who successfully accomplish this task will be given extra credit (and a complete psychiatric examination).

The data path of the example microarchitecture used in this chapter

- PC and MBR are byte registers
- N and Z are bit registers
- MAR Memory Address Register
- MDR Memory Data Register
- PC Program Counter
- MBR Memory Byte Register

9

- SP Stack pointer
- LV Local Variables
- CPP Constant Pool Pointer
- TOS Top of Stack
- OPC utility register
- H Holding register

Useful combinations of ALU signals and the function performed

The data path timing

Timing diagram of one data path cycle

Clocks

- Only actual clock is C1
- The use of delays effectively define C2, C3, etc.

Memory operation

32-Bit address bus (counts in bytes)

Mapping of the bits in MAR to the address bus

Microinstructions

The microinstruction format for the Mic-1

Microinstruction notes

- Next instruction refers to address in control store
- JMPC set is unconditional jump (MBR or NEXT -> MPC)
- JAMN set is jump if N is set (or 0x100)
- JAMZ set if jump if Z is set (or 0x100)
- SLL8 shift left 8
- SRA1 shift right 1
- FO, F1, ENA, ENB, INVA, INC ALU control lines
- Write write memory (32 bit)
- Read read memory (32 bit)
- Fetch get byte of memory

Microinstruction Control: T h e Mic-1

The complete block diagram of our example microarchitecture, the Mic-1

- MPC Microcode program counter
- MIR MicroInstruction Register

MIC-1 notes

- The microcode contains the instructions that translate the instruction set into operations that control the data path.
- One view is that the microcode is an interperter that runs the Instruction Set code.
- The other view is that the microcode is a set of subroutines that are called by the instructions at the instruction set Architecture level.

Microinstruction Control: The Mic-1

A microinstruction with JAMZ set to 1 has two potential successors

 $F = (JAMZ AND Z) OR (JAMN AND N) OR NEXT ADDRESS[8]$

Stacks

Use of a stack for storing local variables: (a) While A is active. (b) After A calls B. (c) After B calls C. (d) After C and B return and A calls D.

Stacks

Use of an operand stack for doing an arithmetic computation

The IJVM Memory Model

The various parts of the IJVM memory

Memory notes

- 1. Constant Pool read only
- 2. Local Variable Frame
- 3. Operand Stack (compiler guarantees that it will not exceed limits) (SP points to top of this stack)
- 4. Method Area Treated as a byte array (Holds program)

The IJVM Instruction Set

The IJVM instruction set. The operands byte, const, and varnum are 1 byte. The operands disp, index, and offset are 2 bytes.

The IJVM Instruction Set

(a) Memory before executing INVOKEVIRTUAL. (b) After executing it.

The IJVM Instruction Set

(a) Memory before executing IRETURN. (b) After executing it. $_{26}$

Compiling Java to IJVM

 $i = j + k$; ILOAD j \sqrt{i} i = j + k 0x15 0x02 1 if $(i == 3)$ **ILOAD k** 0x15 0x03 2 3 $k = 0$: IADD 0x60 else 4 **ISTORE** i 0x36 0x01 ILOAD i $j = j - 1;$ 5 // if $(i == 3)$ 0x15 0x01 6 BIPUSH₃ 0x10 0x03 $\overline{7}$ IF_ICMPEQ L1 0x9F 0x00 0x0D ILOAD j 0x15 0x02 8 // j = j - 1 **BIPUSH1** 9 0x10 0x01 10 ISUB 0x64 **ISTORE** j 11 0x36 0x02 12 GOTO L₂ 0xA7 0x00 0x07 L1: BIPUSH 0 13 // $k = 0$ 0x10 0x00 14 **ISTORE k** 0x36 0x03 15 L₂: (a) (b) (c)

(a) A Java fragment.

(b) The corresponding Java assembly language.

(c) The IJVM program in hexadecimal.

The stack after each instruction

Microinstructions and notation

We also want to initiate a read operation, and we want the next instruction to be the one residing at location 122 in the control store. We might write

 $Read Register = SP$, $ALU = INC$, WSP, Read, NEXT_ADDRESS = 122

where WSP means "write the SP register." This notation is complete but hard to understand. Instead we will combine the operations in a natural and intuitive way to capture the effect of what is happening:

 $SP = SP + 1$; rd

Let us call our high-level Micro Assembly Language "MAL" (French for "sick," something you become if you have to write too much code in it). MAL is

Again Tanenbaum being funny

Microinstructions and not a tion

All permitted operations. Any of the above operations may be extended by adding "<< 8" to them to shift the result left by 1 byte. For example, a common operation is H $=$ MBR << 8.

Microinstructions and notation

$MDR = SP + MDR$

Why is this operation not possible?

The BIPUSH instruction format

- The byte is to be interpreted as a signed integer (already fetched into MBR in Main1)
- Sign-extended to 32 bits and pushed onto the top of the stack.
- Sign-extend the byte in MBR to 32 bits, and copy it to MDR. Finally,
- SP is incremented and copied to MAR
- Written out to the top of stack and to TOS.
- Note: before returning to the main program, PC must be incremented and a fetch operation started

(a) ILOAD with a 1-byte index. (b) WIDE ILOAD with a 2-byte index.

Take a look at how to perform these two operations

Registers

The situation at the start of various microinstructions. (a) Main1. (b) goto1. c) goto2. (d) goto3. (e) goto4. 40

Speed vs cost

How to increase speed:

- 1. Reduce the number of clock cycles needed to execute an instruction.
- 2. Simplify the organization so that the clock cycle can be shorter.
- 3. Overlap the execution of instructions.
	- Path length
	- Potential of adding specialized hardware => Increased cost
	- Alternatives?

Merging the Interpreter Loop with the Microcode

Original microprogram sequence for executing POP

Merging the Interpreter Loop with the Microcode

Enhanced microprogram sequence for executing POP

A three bus architecture

Mic-1 code for executing ILOAD

A three bus architecture

Three-bus code for executing ILOAD

Other improvements

- Branch prediction
- Dynamic branch prediction
- Out-of-Order Execution and Register Renaming
- Speculative execution