* Slides based on Tanenbaum, "Structured Computer Organization" 5e

Instructor Set Architecture Level (Chapitre 5)

Francesco Bronzino ArchiSys L3

The ISA level is the interface between the compilers and the hardware.

- Historically it was the first one to be developed
- Interface between software and hardware
	- Incorrectly referred to as "the architecture" or "assembly language"
	- Still an abstraction!
	- Most computers have to be able to execute programs written in multiple languages
- High-level languages be translated to a common intermediate form

- When a new machine comes along, the first question all the potential customers ask is: ''Is it compatible with its predecessor?''
- The second is: "Can I run my old operating system on it?"
- The third is: "Will it run all my existing application programs unmodified?''
- If any of the answers are "no," the designers will have a lot of explaining to do

- What makes a good ISA?
- A good ISA should define a set of instructions that can be implemented efficiently in current and future technologies
- A good ISA should provide a clean target for compiled code

Properties of the ISA

- The ISA level is defined by how the machine appears to a machine-language programmer
	- The ISA-level code is what a compiler outputs
- What the memory model is
- What registers there are
- What data types and instructions are available

What the ISA is not

- Whether the microarchitecture is microprogrammed or not
- Whether it is pipelined or not
- Whether it is superscalar or not
- Etc.

Not 100% true…

- Normative sections
	- Requirements
- Informative sections
	- Help the reader

Operating modes

- Kernel mode
	- Intended to run the operating system and allows all instructions to be executed
	- Example: access to cache
- User mode
	- Intended to run application programs and does not permit certain sensitive instructions
- We focus on user mode

Memory Models

An 8-byte word in a little-endian memory. (a) Aligned. (b) Not aligned.

Memory Models: Potential Problems

- Cost of different reference sizes
	- 1 byte vs 4 bytes
- Alignment
- Instructions ordering
	- What happens if you run a STORE followed by a LOAD?
		- Forced ordering
		- SYNC instruction

Registers

- Some registers are visible at the ISA level
- Which ones?
- Registers visible at the microarchitecture level are not visible at the ISA level
	- TOS and MAR
- Special-purpose registers vs general-purpose registers

Instructions

- The main feature of the ISA level is its set of machine instructions.
- Data movement instructions
	- LOAD, STORE, MOVE
- Arithmetic instructions
- Boolean instructions
- Comparative instructions

ISA discussed in the chapter

- Core i7
- ARM v7
- AVR 8-bit

Core i7 operating modes

- Real mode
- Virtual 8086 mode
- Protected mode

Overview of the Core i7 ISA Level

The Core i7's primary registers.

Overview of the 7 ARM

Data Types

- A variety of different data types are used
- Key issue: hardware support for a particular data type?
- Use case: verify the federal debt (how much the U.S. government owes everyone)
- 32-bit arithmetic would not work here because the numbers involved are larger than 232 (about 4 billion)
- One solution is to use two 32-bit integers to represent each number, giving 64 bits in all.
- If the machine does not support double-precision numbers, all arithmetic on them will have to be done in software

Data Types on the Core i7

The Core i7 numeric data types. Supported types are marked with ×

How many types to support?

- Some programming languages (COBOL) allow decimal numbers as a data type
- Machines that wish to be COBOL-friendly support decimal numbers in hardware
	- Encode a decimal digit in 4 bits and then packing two decimal digits per byte
- Binary arithmetic does not work correctly on packed decimal numbers
	- Special decimal arithmetic-correction instructions are needed

Non-numeric data types

- Example?
- Characters
- Boolean
- Not uncommon for the ISA level to have special instruction

Instruction Formats

Four common instruction formats:

(a) Zero-address instruction. (b) One-address instruction (c) Two-address instruction. (d) Three-address instruction.

Instruction Formats

- Is designing instruction formats easy?
- NO!
- Many tradeoffs to be considered
- The efficiency of a particular ISA is highly dependent on the technology with which the computer is to be implemented
	- If memory accesses are fast -> stack- based design
	- If they are slow -> many registers
	- If the bandwidth of an instruction cache is *t* bps and the average instruction length is *r* bits, the cache can deliver at most *t/r* instructions per second

Instruction Formats

Some possible relationships between instruction and word length.

Expanding Opcodes (1)

An instruction with a 4-bit opcode and three 4-bit address fields.

An expanding opcode allowing 15 three-address instructions, 14 two-address instructions, 31 one-address instructions, and 16 zeroaddress instructions. The fields marked *xxxx*, *yyyy*, and *zzzz* are 4-bit address fields.

The Core i7 Instruction Formats

The Core i7 instruction formats.

Addressing Modes

- Most instructions have operands, so some way is needed to specify where they are
- Immediate Addressing
- Direct Addressing
- Register Addressing
- Register Indirect Addressing
- Indexed Addressing
- Based-Indexed Addressing
- Stack Addressing

Addressing

MOV R₁ 4

An immediate instruction for loading 4 into register 1.

Register Indirect Addressing: a generic assembly program for computing the sum of the elements of an array.

Addressing

- How about direct addressing?
- Global variables

Indexed Addressing

A generic assembly program for computing the OR of *Ai* AND *Bi* for two 1024-element arrays.

Indexed Addressing

A possible representation of MOV R4,A(R2).

Reverse Polish Notation (1)

Reverse Polish Notation (2)

Decision table used by the infix-to-reverse Polish notation algorithm

Reverse Polish Notation (3)

Some examples of infix expressions and their reverse Polish notation equivalents.

Evaluation of Reverse Polish notation Formulas

Use of a stack to evaluate a reverse Polish notation formula. $\frac{36}{36}$

The Core i7 Addressing Modes

The Core i7 32-bit addressing modes. M[*x*] is the memory word at *x*.

Loop Control

 $i = 1$; $i = 1;$ L1: if $(i > n)$ goto L2; first-statement; first-statement; L1: ٠ \cdot last-statement; last-statement $i = i + 1$; $i = i + 1$; if $(i < n)$ goto L1; goto $L1$; $\mathsf{L2}:$ (a) (b)

> (a) Test-at-the-end loop. (b) Test-at-the-beginning loop.

Input/Output

- Programmed I/O with busy waiting.
- Interrupt-driven I/O.
- DMA I/O.

Input/Output

Device registers for a simple terminal.

Input/Output

```
// Output a block of data to the device
int status, i, ready;
for (i = 0; i < count; i++) {
  do\status = in(display_status_reg);
                                            // get status
     ready = (status >> 7) & 0x01;
                                            // isolate ready bit
  } while (ready != 1);
  out(display_buffer_reg, buf[i]);
}
```
An example of programmed I/O.

Moves

Arithmetic

Binary coded decimal

Boolean

Shift/rotate

Test/compare

Transfer of control

Strings

Miscellaneous Change endianness of DST SWAP DST Extend EAX to EDX:EAX for division CWQ **CWDE** Extend 16-bit number in AX to EAX **ENTER SIZE.LV** Create stack frame with SIZE bytes LEAVE Undo stack frame built by ENTER **NOP** No operation **HLT** Halt IN AL, PORT Input a byte from PORT to AL OUT PORT, AL Output a byte from AL to PORT WAIT Wait for an interrupt

 $SRC = source$ $DST =$ destination $#$ = shift/rotate count $LV = #$ locals

Sequential Flow of Control and Branches

Program counter as a function of time (smoothed). (a) Without branches. (b) With branches. $\frac{46}{46}$

Recursive Procedures (1)

Initial configuration for the Towers of Hanoi problem for five disks.

Recursive Procedures (2)

The steps required to solve the Towers of Hanoi for three disks.

Recursive Procedures (3)

The steps required to solve the Towers of Hanoi for three disks.

Recursive Procedures (4)

```
public void towers(int n, int i, int j) {
  int k;
  if (n == 1)System.out.println("Move a disk from " + i + " to " + j);
  else {
     k = 6 - i - j;towers(n - 1, i, k);
     towers(1, i, j);
     towers(n - 1, k, j);
 \}
```
A procedure for solving the Towers of Hanoi.

Recursive Procedures (5)

The stack at several points during the execution of Fig. 5-42.

Coroutines (1)

When a procedure is called, execution of the procedure always begins at the first statement of the procedure.

Coroutines (2)

When a coroutine is resumed, execution begins at the statement where it left off the previous time, not at the beginning. 53

Interrupts

Time sequence of multiple interrupt example.

Towers of Hanoi in Core i7 Assembly Language

.586 MODEL FLAT PUBLIC towers EXTERN_printf:NEAR .CODE towers: PUSH EBP MOV EBP, ESP CMP [EBP+8], 1 JNE_{L1} MOV EAX, [EBP+16] **PUSH EAX** MOV EAX, [EBP+12] **PUSH EAX** PUSH OFFSET FLAT:format CALL_printf ADD ESP, 12 JMP Done

: compile for Pentium (as opposed to 8088 etc.)

: export 'towers' ; import printf

; save EBP (frame pointer) and decrement ESP ; set new frame pointer above ESP ; if $(n == 1)$: branch if n is not 1 ; printf(" ...", i, j); ; note that parameters i, j and the format ; string are pushed onto the stack ; in reverse order. This is the C calling convention : offset flat means the address of format ; call printf ; remove params from the stack ; we are finished

Towers of Hanoi for Core i7

Towers of Hanoi in Core i7 Assembly Language

 $L1:$

MOV EAX, 6 SUB EAX, [EBP+12] SUB EAX, [EBP+16] MOV [EBP+20], EAX **PUSH EAX** MOV EAX, [EBP+12] **PUSH EAX** MOV EAX, [EBP+8] DEC EAX **PUSH EAX** CALL_towers ADD ESP, 12 MOV EAX, [EBP+16] **PUSH EAX** MOV EAX, [EBP+12] **PUSH EAX** PUSH₁ CALL_towers

: start $k = 6 - i - i$: $EAX = 6 - i$: $EAX = 6 - i - i$ $k = EAX$: start towers($n - 1$, i, k) $EAX = i$; push i $EAX = n$: $EAX = n - 1$; push $n - 1$; call towers($n - 1$, i, $6 - i - j$) ; remove params from the stack ; start towers $(1, i, j)$; push j $EAX = i$; push i ; push 1

; call towers $(1, i, j)$

. . .

Towers of Hanoi for Core i7

Towers of Hanoi in Core i7 Assembly Language

 \cdot . \cdot

Towers of Hanoi for Core i7